undefined | Better HN

0 pointspinewurst9y ago0 comments

The diagram is confusing, but the GPUs are connected to the NVLink matrix which is connected to the motherboard via the PLX PCIe switches. The quad IB/dual 10GbE are separate IO attached to the motherboard.

https://devblogs.nvidia.com/parallelforall/inside-pascal/

0 comments

virtuallynathan9y ago

That would make much more sense. Thanks! The PCI bandwidth must be fairly limited. 4x 100G Infiniband is 64x PCIe lanes, out of 80x lanes available.

j / k navigate · click thread line to collapse

0 pointspinewurst9y ago0 comments

https://devblogs.nvidia.com/parallelforall/inside-pascal/

0 comments

virtuallynathan9y ago

That would make much more sense. Thanks! The PCI bandwidth must be fairly limited. 4x 100G Infiniband is 64x PCIe lanes, out of 80x lanes available.

j / k navigate · click thread line to collapse