From what I've read it seems to be different from Intel's UMA. It's cache-friendly single pool of memory directly accessible from different cores of the SoC: CPU, GPU, NPU etc. Since there's no division of RAM between different parts of the SoC, copying operations aren't needed.

This is consumer marketing; “people who have a solid grasp of fundamental SoC architecture” are not the target audience.